A Low-Power, Variable-Resolution Analog- to-Digital Converter

نویسندگان

  • Carrie Aust
  • Peter M. Athanas
  • Hanbin Kim
  • Suk Won Kim
چکیده

(Abstract) Analog-to-digital converters (ADCs) are used to convert analog signals to the digital domain in digital communications systems. An ADC used in wireless communications should meet the necessary requirements for the worst-case channel condition. However, the worst-case scenario rarely occurs. As a consequence, a high-resolution and subsequently high power ADC designed for the worst case is not required for most operating conditions. A solution to reduce the power dissipation of ADCs in wireless digital communications systems is to detect the current channel condition and to dynamically vary the resolution of the ADC according to the given channel condition. In this thesis, we investigated an ADC that can change its resolution dynamically and, consequently, its power dissipation. Our ADC is a switched-current, redundant signed-digit (RSD) cyclic implementation that easily incorporates variable resolution. Furthermore, the RSD cyclic algorithm is insensitive to offsets, allowing simple, low-power comparators. Our ADC is implemented in a 0.35 µm CMOS technology with a single-ended 3.3 V power supply. Our ADC has a maximum power dissipation of 6.35 mW for a 12-bit resolution and dissipates an average of 10 percent less power when the resolution is decreased by two bits. Simulation results indicate our ADC achieves a bit rate of 1.7 MHz and has a SNR of 84 dB for the maximum input frequency of 8.3 kHz. iii Acknowledgements I am indebted to my committee chairman and advisor Dr. Dong S. Ha for giving me the opportunity to work with him. Without his insightful guidance and help, I could not have completed this work. I would also like to express my appreciation to Dr. Peter M. Athanas and Dr. Jeffrey H. Reed for participating in my examination committee. I greatly appreciate the computing resources provided by VISC (Virginia Tech Information Systems Center). Without these resources, this work could not have been conducted. All the members of the VTVT (Virginia Tech VLSI for Telecommunications) team have been a great help. I would like to thank Hanbin Kim, Sulistyo of the VTVT team. I am very grateful to my family and my fiancé, Douglas H. Cox. Without their encouragement, help, and understanding, completing this work would have been a much more difficult task.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Low-Power High-Speed High-Resolution Zero-Crossing Based Pipelined Analog to Digital Converter

A Low-Power High-Speed High-Resolution Zero-Crossing Based Pipelined Analog to Digital Converter

متن کامل

Designing an Integrated All-Optical Analog to Digital Converter

We present the procedure for designing a high speed and low power all-optical analog to digital converter (AO-ADC), by integrating InGaAsP semiconductor optical amplifier (SOA) with InP based photonic crystal (PhC) drop filters. The self-phase modulation in the SOA can shift the frequency of the Gaussian input pulse. The two output PhC based drop filters are designed to appropriately code the f...

متن کامل

Low Power-Variable Resolution Analog-to-Digital Converter

A method to reduce the power dissipation of analog-todigital converters (ADCs) in wireless digital communications systems is to detect the current channel condition and to dynamically vary the resolution of the ADC according to the given channel condition. In this paper, we present an ADC that can change its resolution dynamically and, consequently, its power dissipation. Our ADC is a switched-...

متن کامل

A Low Voltage High Resolution

A low voltage incremental analog-to-digital converter with a pipelined architecture is presented. Using first order modulators the conversion time is significantly reduced even at low sampling rates while maintaining high resolution. The switched capacitor converter is designed to operate with a 1.8V power supply and uses three pipelined modulators. With careful design and digital correction it...

متن کامل

Optimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm

In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...

متن کامل

Low-distortion switched-capacitor event-driven analogue to-digital converter

Introduction: Emerging ultra-low-power applications such as wireless sensor networks and wireless body area networks require the integration of very efficient signal processing techniques, specifically in analogueto-digital conversion. General-purpose ADCs that rely on Nyquist theory result in unnecessary sampling, and dissipate excessive power within the ADC and subsequent digital signal proce...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000